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, we have compared the performance of self-aligned a-IGZO thin-film transistors
(TFTs) whereby the source/drain (S/D) region’s conductivity enhanced in three different ways, that is,
using SiNx interlayer plasma (hydrogen diffusion), using calcium (Ca as reducing metal) and using argon
plasma (changing the atomic ratio). All these TFTs show comparable characteristics such as field-effect
mobility (μFE) of over 10.0 cm
2/(V.s), sub-threshold slope (SS-1) of 0.5 V/decade, and current ratio (ION/
IOFF) over 10
8. However, under negative-bias-illumination-stress (NBIS), all these TFTs showed strong
degradation. We attributed this NBIS stability issue to the exposed S/D regions and changes in the con-
ductivity of S/D contact regions. The hydrogen plasma-treated TFTs showed the worst NBIS characteris-
tics. This is linked to increased hydrogen diffusion from the S/D contact regions to the channel.Received 06/15/15; accepted 07/29/15.
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In recent years, amorphous oxide semiconductors (AOSs),
particularly a-IGZO, have received great interest for the
thin-film transistor (TFT) applications. They have been inves-
tigated as alternative to the amorphous and the polycrystalline
silicon TFTs in the flat-pannel-display industry. Characteris-
tics, such as high uniformity, high electron mobility, and their
ability to be fabricated at low temperatures on plastic foils
are attractive for manufacturing the next-generation LCD
and active matrix organic light-emitting diode (AMOLED)
displays.1–7 However, their bias-stress stability issues hinder
their application in real products. The stability although is less
critical in active-matrix liquid-crystal displays, because
switching TFTs in LCD pixels is working with very low oper-
ation time. It becomes an issue when the TFTs are used in the
pixels of AMOLED displays where they work as current
source. In particular, the organic light-emitting diode current
depends directly and continuously on the TFT’s threshold
voltage (VTH) in the AMOLED pixels. Therefore, because
of the VTH degradation, the organic light-emitting diode cur-
rent supplied by the TFTs changes and so does the pixel
brightness. The replacement of a-Si:H or low-temperature
polycrystalline silicon with AOS can enable future TFT
backplanes for higher-performance active-matrix liquid-crystal
displays and AMOLED displays. However, to enable this
change, AOS-based TFTs should meet the stability/reliabilitylokam, Jan Genoe, Guido Gr
j.nag@imec.be.
oeseneken and Paul Herema
, High Tech Campus 31, 565
071-0922/15/2309-0351$1.0specs. Huge amounts of efforts have been focused on under-
standing and improving their stabilities. It is observed that
different integration schemes have impacted differently to
their stabilities.
Further, the increased resolution (4k2k pixel) and the high
framerate(>120Hz)of futuredisplaybackplanesdemandsTFTs
having lowparasitic capacitances andhigh switching speed.TFTs
with large gate source/drain (S/D) overlap as in conventional bot-
tomgate-staggered etch-stop-layer andback-channel-etch archi-
tectures are less suitable. Self-aligned (SA) top gate’s top contacts
TFT architecture8–19 would allow a smaller footprint without
overlap capacitance.TheS/Dregion’s conductivity enhancement
in the AOS is one of the challenges in this architecture.Many re-
search groups have reported integration techniques for enhanc-
ing the conductivity of these S/D regions. For example, Ye et al.
andChen et al. reportedhigh-performanceSATFTswithS/Dre-
gions implantedwith boron, phosphorus, and arsenic.7–9Mourey
etal.reportedSATFTsthatusethebacksideexposureforconduc-
tivity enhancement.10 Morosawa et al. reported SATFTs where
the S/D regions were reduced by metals Ti and Al.12 Further-
more, Kim et al. and Ahn et al. in another approach reported
argon (Ar) and hydrogen (SiH4 and NH3) plasma treatments for
the conductivity enhancement.13–15 In this work, the SA TFTs
with theirS/Dregion’s resistance reducedbythreedifferent tech-
niques such as SiNx (hydrogen diffusion) plasma, calcium (Ca)
reduction, and argon (Ar) plasma have been compared for the
current–voltage (IV) and the bias-stress stability characteristics.oeseneken and Paul Heremans are with imec, Kapeldreef 75, 3001 Leuven,
ns are with the ESAT, Katholieke Universiteit Leuven, Kasteelpark Arenberg
6 AE Eindhoven, The Netherlands
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FIGURE 1 — (a) Cross-sectional and (b) scope view of self-aligned a-IGZO thin-film
transistors.2 Experiment details
In the first step, a buffer layer was deposited on the glass sub-
strate. On the top of the buffer layer, a-IGZO layer was depos-
ited by direct-current sputtering in 10% O2 in argon. The
a-IGZO layer is patterned with wet etching, which was followed
by the deposition of the gate dielectric (200nm SiO2 at 250 °C
by plasma-enhanced chemical vapor deposition with N2O to
SiH4 ratio of 30:1) and the gate metal layer (100nmMo depos-
ited by direct-current-physical vapor deposition). In the next
step, the gate stack (metal and dielectric) was patterned by
dry etch. Subsequently, S/D regions were treated with three dif-
ferent ways. In case of Ca-treated sample, Ca is deposited and
annealed at 250 °C. The water rinse was performed in the next
step to get rid of unreacted Ca. In the Ar plasma case, theFIGURE 2 — Transfer characteristics for self-aligned thin-film transistor
(W/L = 15/5 μm/μm and SP = 10 μm). SP, spacing.
398 Nag et al. / Negative-bias-illumination-stress stabilities of self-aligned thinsample exposed to Ar plasma for 120 s (100W with Ar flow of
100 sccm). Both these samples were capped with an interlayer
of 200nm PECVD SiO2. In the case of SiNx plasma, the SiH4-
rich SiNx film of 200nm was deposited, which serves two pur-
poses, that is, doping of the a-IGZO and act as an interlayer.
Post these different S/D treatments, contacts were opened
using dry etch. In the last step, the S/D metal (100nm Mo)
was deposited and then patterned using dry etch. Finally, the
samples were annealed at 250 °C in N2 ambient for 1 h. All
layers have been patterned using standard photolithography
techniques, and all the processes were performed at a tempera-
ture of less than 250 °C in view of process integration on polyim-
ide foil. The electrical characteristics of the individual TFTsFIGURE 3 — The transistor resistance RTOTAL as a function of channel
length “L” for self-aligned thin-film transistors with hydrogen and Ar
plasma. The contact resistances are obtained from the extrapolation to a
zero channel length. Layout of contact layout is shown in the inset.
-film transistors
and circuits were measured using a parameter analyzer
(Agilent 4156) in N2 ambient.3 Results and discussion
A schematic cross-section and microscope image of the
integrated SA TFT is shown in Fig. 1(a) and (b), respectively.
Typical transfer characteristics of the fabricated TFTs with a
W/L ratio of 15/5μm/μm are shown in Fig. 2. Figures of merit
of these TFTs at a drain-to-source voltage (VDS) of 20V are:
μFE of 10–12 cm2/V.s, SS1 of 0.3–0.4V/dec, and ION/IOFF
ratio of over 108 with all three types of TFTs. Sheet resistivity
of <1.5 kΩ/□ was required for the a-IGZO spacing between
gate and metal interconnects to prevent degradation of the
previous characteristics values (tomaintainRchannel>>Rcontact).
The aforementioned treatments resulted in a sheet resistivity ofFIGURE 4 — Evolution of transfer characteristics (VG
strength of +/1MV/cm (PBS and NBS) and under li
SiNx plasma, (b) Ar plasma, and (c) Ca metal-treat
5 μm/μm. (d) VTH shift comparison of these thin-film tr
and negative directions. NBS, negative bias-stress; PBless than 1.5kΩ/□ for all. In case of the SiNx interlayer plasma,
where high amounts of hydrogen diffuse inside the a-IGZO
thus changing the conductivity.13–15 In case of the Ar plasma,
the composition of a-IGZO is changed. The top layer becomes
more Indium-rich (thus become more conductive).14 In case of
the Ca treatment, the reduction reaction affects the chemical
composition of the metal oxide semiconductor layer, for
instance by decreasing the oxygen content. The treatment is
completed by a rinsing step with water in which an excess of
the reducing layer and the reaction by-products are washed
away.19,20 In Fig. 3, we plotted the resistivity of the treated
a-IGZO by using separate resistor structures with different
channel lengths. All techniques were quite comparable where
the extracted RSHEET from the “resistance vs channel” plot were
1.4, 1.5. and 0.7kΩ/□ for and SiNx plasma, Ar plasma, and Ca
metal-treated a-IGZO, respectively. Also, the contact resistances
“RCONTACT” extracted by extrapolating the lines to zero channel
length on the same plot were also comparable, that is, 58, 45,S–IDS) as function of stress time in dark at field
ght at field strength of 1MV/cm (NBIS) for (a)
ed a-IGZO thin-film transistor with W/L = 15/
ansistors as function of duration time in positive
S, positive bias-stress
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FIGURE 5 — (a) Transfer characteristics (VGS–IDS) as function of duration
time at 1MV/cm field under light for hydrogen plasma-treated non-
shielded source/drain (W/L = 15/5 μm/μm) and shielded source/drain (W/
L = 15/15 μm/μm) a-IGZO thin-film transistors. Scope view of self-aligned
(b) non-shielded (c) shielded a-IGZO thin-film transistors.and 38Ω*mm for SiNx plasma, Ar plasma, and Ca metal,
respectively. Figure 4 shows the bias-stress stability behavior
of the TFTs as a function of the applied negative and positive
bias-stress of 1.0MV/cm with time in dark and as a function
of the applied negative bias-stress of 1MV/cm under light condi-
tions. For light stress, the light source of 425nm wavelength
with photon flux of 1016 cm2 s1 is used. The stress named as
negative-bias-illumination-stress (NBIS). In dark, the TFTs
were stressed at VGS=+20V and VDS=0V in positive direction
and at VGS=20V and VDS=0V in negative direction at room
temperature for a period of 104 s. The linear mobility of
10–12cm2/(V.s) SS1 of 0.3–0.4V/dec and ION/IOFF ratio of
over 108 are quite similar before and after the complete
stressing experiment. All the TFTs show constant VTH change
of less than 1.5V seen in both positive and negative directions.
However, as shown in Fig. 4, under negative-bias-illumination-
stress with stress conditions of 1MV/cm field for duration of
104 s, all the TFTs showed poor results. The SiNx plasma-
treated TFTs show VTH degradation of more than 20.0V
compared with around 10.0V shift in case of Ar plasma-
treated and Ca-treated TFTs as shown in Fig. 5(d). We ob-
served that the shifts is due to doped S/D area’s direct
exposure to the light as the S/D region’s shielded TFTs show
good results, as shown in Fig. 5. For the different S/D treat-
ment differences, we associate the poor stability of the SiNx
plasma-treated TFTs to the high hydrogen content present near
the channel.7 We verified that hydrogen content in the
interlayers (which passivates the spacing area) and observed that
SiNx contains around 12.0% and SiO2 contains around 3.0%.
21
This clarifies that much hydrogen is present next to the
channel, which possibly could impact the stabilities.
It has been reported that high hydrogen content in a-IGZO
layer negatively impact the NBIS stabilities of the TFTs.22400 Nag et al. / Negative-bias-illumination-stress stabilities of self-aligned thin4 Conclusion
In summary, we compared SA top-gate oxide TFTs with S/D
regions doped by hydrogen plasma, Ca reduction, and Ar
sputtering. All the TFTs show μFE of over 10.0 cm2/(V.s),
SS1 of 0.4V/decade and ION/IOFF ratio of over 108 with
good bias-stress stabilities under dark conditions. However,
under NBIS, the SiNx plasma-treated TFTs show poor results
when compared with other techniques. We associate this
poor NBIS stability to changes in conductive S/D regions un-
der the direct exposure of light as shielded TFTs show good
results. SiNx plasma-treated (hydrogen diffusion) samples
show the worst results, which is most probably due to the
substantial diffusion of remaining hydrogen present next to
the channel.Acknowledgments
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